



RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The ALD1704 is a CMOS monolithic operational amplifier with MOSFET input that has rail-to-rail input and output voltage ranges. The input voltage range and output voltage range are very close to the positive and negative power supply voltages. Typically the input voltage can be beyond positive power supply voltage V+, or the negative power supply voltage V- by up to 300mV. The output voltage swings to within 60mV of either positive or negative power supply voltages at rated load.

This device is designed as an alternative to the popular JFET input operational amplifiers in applications where lower operating voltages, such as 9V battery or ± 3.25 V to ± 6 V power supplies are being used. It offers high slew rate of 5V/µs at low operating power of 30mW. Since the ALD1704 is designed and manufactured with Advanced Linear Devices' standard enhanced ACMOS silicon gate CMOS process, it also offers low unit cost and exceptional reliability.

The rail-to-rail input and output feature of the ALD1704 allows a lower operating supply voltage for a given signal voltage range and allows numerous analog serial stages to be implemented without losing operating voltage margin. The output stage is designed to drive up to 10mA into 400pF capacitive and $1.5K\Omega$ resistive loads at unity gain and up to 4000 pF at a gain of 5. Short circuit protection to either ground or the power supply rails is at approximately 15mA clamp current. Due to complementary output stage design, the output can both source and sink 10mA into a load with symmetrical drive and is ideally suited for applications where push-pull voltage drive is desired.

The offset voltage is trimmed on-chip to eliminate the need for external nulling in many applications. For precision applications, the output is designed to settle to 0.1% in 2μ s. For large signal buffer applications, the operational amplifier can function as an ultra high input impedance voltage follower/buffer that allows input and output voltage swings from positive to negative supply voltages. This feature is intended to greatly simplify systems design and eliminate higher voltage power supplies in many applications.

ORDERING INFORMATION

Op	erating Temperature Ra	ange
-55°C to +125°C	0°C to +70°C	0°C to +70°C
8-Pin	8-Pin	8-Pin
CERDIP	Small Outline	Plastic Dip
Package	Package (SOIC)	Package
ALD1704A DA	ALD1704A SA	ALD1704A PA
ALD1704B DA	ALD1704B SA	ALD1704B PA
ALD1704 DA	ALD1704 SA	ALD1704 PA
ALD1704G DA	ALD1704G SA	ALD1704G PA

* Contact factory for industrial temperature range


FEATURES

- Rail-to-rail input and output voltage ranges
- 5.0V/µs slew rate
- Output settles to 2mV of supply rails
- · High capacitive load capability -- up to 4000pF
- Symmetrical push-pull output drives
- No frequency compensation required -unity gain stable
- Extremely low input bias currents -- 1.0pA typical (20pAMax)
- · Ideal for high source impedance applications
- High voltage gain -- typically 150V/mV
- · Output short circuit protected
- Unity gain bandwidth of 2.1MHz

APPLICATIONS

- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage converter
- Coaxial cable driver
- · Capacitive sensor amplifier
- · Piezoelectric transducer amplifier

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Supply voltage, V+	13.2V
Differential input voltage range	-0.3V to V++0.3V
Power dissipation	600 mW
Operating temperature range PA, SA package	0°C to +70°C
DA package	55°C to +125°C
Storage temperature range	65°C to +150°C
Lead temperature, 10 seconds	+260°C

OPERATING ELECTRICAL CHARACTERISTICS $T_A = 25^\circ C \ V_S = \pm 5.0 V$ unless otherwise specified

		1704A 1704B 1704 1704G											Test		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Supply Voltage	<u> </u>	±3.25 6.5		±6.0 12.0	±3.25 6.5		±6.0 12.0	±3.25 6.5		±6.0 12.0	±3.25 6.5		±6.0 12.0	V V	Dual Supply Single Supply
Input Offset Voltage	V _{OS}			0.9 1.7			2.0 2.8			4.5 5.3			10.0 11.0	mV mV	$\begin{array}{l} R_{S} \leq 100K\Omega \\ 0^{\circ}C \ \leq T_{A} \ \leq +70^{\circ}C \end{array}$
Input Offset Current	I _{OS}		1.0	15 240		1.0	15 240		1.0	15 240		1.0	25 240	pA pA	$T_A = 25^{\circ}C$ $0^{\circ}C \le T_A \le +70^{\circ}C$
Input Bias Current	IB		1.0	20 300		1.0	20 300		1.0	20 300		1.0	30 300	pA pA	$\begin{array}{l} T_{A} \ = 25^{\circ}C \\ 0^{\circ}C \leq T_{A} \ \leq +70^{\circ}C \end{array}$
Input Voltage Range	V _{IR}	-5.3		+5.3	-5.3		+5.3	-5.3		+5.3		±5.0		V	
Input Resistance	RIN		10 ¹²			10 ¹²			10 ¹²			1012		Ω	
Input Offset Voltage Drift	TCV _{OS}		5			5			5			7		μV/°C	$R_{S} \leq 100 K\Omega$
Power Supply Rejection Ratio	PSRR	70	80		65	80		65	80		60	80		dB	$\begin{array}{l} R_S \leq 100 K\Omega \\ 0^\circ C \leq T_A \leq +70^\circ C \end{array}$
Common Mode Rejection Ratio	CMRR	70	83		65	83		65	83		60	83		dB	$\begin{array}{l} R_{S} \leq 100 K \Omega \\ 0^{\circ}C \leq T_{A} \leq +70^{\circ}C \end{array}$
Large Signal Voltage Gain	Av	50 40	150 150		50 40	150 150		50 40	150 150		32 20	150 150		V/ mV V/ mV V/ mV	$\begin{array}{l} R_L = 10K\Omega\\ No\ Load\\ 0^\circC \leq T_A \ \leq +70^\circC \end{array}$
Output Voltage	V _O low V _O high	4.90	-4.96 4.95	-4.90	4.90	-4.96 4.95	-4.90	4.90	-4.96 4.95	-4.90	4.90	-4.96 4.95	-4.90	V	$R_L = 10K\Omega$ 0°C $\leq T_A \leq +70$ °C
Range	V _O low V _O high	4.99	-4.998 4.998	-4.99	4.99	-4.998 4.998	-4.99	4.99	-4.998 4.998	-4.99	4.99	-4.998 4.998	-4.99	V	$\begin{array}{l} R_L = 1 M \Omega \\ 0^\circ C \leq T_A \leq +70^\circ C \end{array}$
Output Short Circuit Current	I _{SC}		15			15			15			15		mA	
Supply Current	IS		3.0	4.5		3.0	4.5		3.0	4.5		3.0	5.0	mA	V _{IN} = 0V No Load
Power Dissipation	PD		30	45		30	45		30	45		30	50	mW	V _S = ±5.0 No Load
Input Capacitance	C _{IN}		1			1			1			1		pF	
Bandwidth	B _W		2.1			2.1			2.1			2.1		MHz	
Slew Rate	S _R		5.0			5.0			5.0			5.0		V/µs	$A_V = +1$ $R_L = 2.0K\Omega$
Rise time	tr		0.1			0.1			0.1			0.1		μs	RL = 2.0KΩ
Overshoot Factor			15			15			15			15		%	R _L = 2.0KΩ C _L = 100pF

	1704A				1704B		1704				1704G				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Maximum Load Capacitance	CL		400 4000			400 4000			400 4000			400 4000		pF pF	Gain = 1 Gain = 5
Input Noise Voltage	e _n		26			26			26			26		nV/√ H z	f = 1KHZ
Input Current Noise	in		0.6			0.6			0.6			0.6		$fA/\sqrt{H_Z}$	f = 10HZ
Settling Time	t _s		5.0 2.0			5.0 2.0			5.0 2.0			5.0 2.0		μs μs	0.01% 0.1% $A_V = -1$ $R_L = 5K\Omega$ $C_L = 50pF$

OPERATING ELECTRICAL CHARACTERISTICS (cont'd) T_A = 25°C $~V_S$ = $\pm 5.0V~$ unless otherwise specified

V_S = $\pm 5.0V$ -55°C $\leq T_A \leq$ +125°C unless otherwise specified


		17	704A DA	4	17	704B D/	4	1704DA				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Input Offset Voltage	V _{OS}			2.0			4.0			7.0	mV	$R_S \le 100 K\Omega$
Input Offset Current	I _{OS}			8.0			8.0			8.0	nA	
Input Bias Current	Ι _Β			10.0			10.0			10.0	nA	
Power Supply Rejection Ratio	PSRR	60	75		60	75		60	75		dB	$R_S \le 100 K\Omega$
Common Mode Rejection Ratio	CMRR	60	83		60	83		60	83		dB	$R_S \le 100 K\Omega$
Large Signal Voltage Gain	A _V	30	125		30	125		30	125		V/mV	R _L = 10KΩ
Output Voltage Range	V _O low V _O high	4.8	-4.9 4.9	-4.8	4.8	-4.9 4.9	-4.8	4.8	-4.9 4.9	-4.8	v v	$R_L = 10K\Omega$ $R_L = 10K\Omega$


Design & Operating Notes:

- 1. The ALD1704 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. The ALD1704 is internally compensated for unity gain stability using a novel scheme that produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD1704 will typically drive 400pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD1704 has shown itself to be more resistant to parasitic oscillations.
- 2. The ALD1704 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5V above the negative supply voltage. Since offset voltage trimming on the ALD1704 is made when the input voltage is symmetrical to the supply voltages, this internal switching amplifier or non-inverting amplifier with a gain larger than 2 (10V operation), where the common mode voltage does not make excursions below this switching point.
- 3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. For applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
- 4. The output stage consists of symmetrical class AB complementary output drivers, capable of driving a low resistance load with up to 10mA source current and 10mA sink current. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail-to-rail input and output feature, makes the ALD1704 an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
- 5. The ALD1704 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels.


COMMON MODE INPUT VOLTAGE RANGE AS A FUNCTION OF SUPPLY VOLTAGE ±7 T_A = 25°C ±6 COMMON MODE INPUT **VOLTAGE RANGE (V)** ±5 ± 4 ±3 +2 ±2 ±3 +4±5 +6+7 SUPPLY VOLTAGE (V)














ALD1704A/ALD1704B ALD1704/ALD1704G


TYPICAL PERFORMANCE CHARACTERISTICS


TYPICAL PERFORMANCE CHARACTERISTICS














VOLTAGE NOISE DENSITY AS A FUNCTION OF FREQUENCY






INPUT OFFSET VOLTAGE AS A FUNCTION OF COMMON MODE INPUT VOLTAGE



LARGE - SIGNAL TRANSIENT RESPONSE




SMALL - SIGNAL TRANSIENT RESPONSE


_ 100mV/div _			V _S = ± 5.0V T _A = 25°C R _L = 1.0KΩ C _L = 50pF				
	w						
50mV/div]		₩	1 μs	s/div		

TYPICAL APPLICATIONS

RAIL-TO-RAIL VOLTAGE FOLLOWER/BUFFER



RAIL-TO-RAIL VOLTAGE COMPARATOR



LOW OFFSET SUMMING AMPLIFIER







PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER




WIEN BRIDGE OSCILLATOR (RAIL-TO -RAIL) SINE WAVE GENERATOR




BANDPASS NETWORK



PRECISION CHARGE INTEGRATOR



LOW PASS FILTER (RFI FILTER)



Cutoff frequency = $\frac{1}{\pi \text{ R1C1}}$ = 3.2kHz Gain = 10 Frequency roll-off 20dB/decade

ALD1704A/ALD1704B ALD1704/ALD1704G